

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER– III(NEW) EXAMINATION – WINTER 2022****Subject Code:3130907****Date:24-02-2023****Subject Name:Analog & Digital Electronics****Time:02:30 PM TO 05:00 PM****Total Marks:70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

		Marks
<b>Q.1</b>	(a) Define the following a)Input Offset Current b) Slew Rate c)Input Bias Current	<b>03</b>
	(b) Explain the ideal voltage transfer characteristics of Op-Amp.	<b>04</b>
	(c) Draw the block schematic of a typical operational amplifier Op-Amp and briefly explain the function of each block.	<b>07</b>
<b>Q.2</b>	(a) Explain the procedure of offset voltage compensation in an op amp.	<b>03</b>
	(b) Explain voltage follower with it's application.	<b>04</b>
	(c) Draw and explain working of Op-amp base Wien Bridge oscillator with it's advantages and application.	<b>07</b>
<b>OR</b>		
	(c) With neat circuit diagram explain the working of an Integrator with relevant waveforms.	<b>07</b>
<b>Q.3</b>	(a) Implement the following logic function using the 8:1 multiplexer. $F(A,B,C) = \Pi M(0,1,3,5,7)$	<b>03</b>
	(b) Minimize the following expression and realize using basic gates. $Y = \Sigma m(0,2,5,6,7,8,10,13,15)$	<b>04</b>
	(c) Simplify the Boolean function $F = \bar{A}\bar{B}\bar{C} + A\bar{B}D + \bar{A}\bar{B}C\bar{D}$ using don't care conditions $d = ABC + A\bar{B}D$ in 1) Sum of products (SOP)and 2) Product of sums(POS) by means of K Map and implement it with no more than two NOR gates. Assume that both the normal and complement inputs are available.	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Compare Multiplexer and Demultiplexer.	<b>03</b>
	(b) Explain how Demultiplexer can be used as a 3:8 Decoder.	<b>04</b>
	(c) Derive full subtractor with the help of necessary truth table and K –map. Also express in terms of logic diagram.	<b>07</b>
<b>Q.4</b>	(a) What are Preset and Clear inputs with flip flop? Why are they provided with flip flop?	<b>03</b>
	(b) Classify the various modes of operation of shift register.	<b>04</b>
	(c) Explain the working of Master Slave JK flip flop.	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Differentiate between combinational logic circuit and sequential logic circuit.	<b>03</b>

- (b) Write a short notes on Parallel in serial out shift register. **04**  
(c) Explain S R flip flop with it's working operation. **07**
- Q.5** (a) Compare various D/A converters. **03**  
(b) Define 3- bit parity generator circuit using even parity bit. **04**  
(c) Explain R-2R ladder DAC with necessary diagram. **07**
- OR**
- Q.5** (a) Define following specification of ADC **03**  
1)Conversion Time  
2)Resolution  
3)Quantization  
(b) State the difference between Asynchronous and Synchronous counters. **04**  
(c) Explain working of Successive approximation type ADC **07**