Enrolment No.____

GUJARAT TECHNOLOGICAL UNIVERSITY BE - SEMESTER- III(NEW) EXAMINATION - WINTER 2022 Subject Code:3130907 Date:24-02-2023 Subject Name: Analog & Digital Electronics Time:02:30 PM TO 05:00 PM **Total Marks:70 Instructions:** 1. Attempt all questions. 2. Make suitable assumptions wherever necessary. 3. Figures to the right indicate full marks. 4. Simple and non-programmable scientific calculators are allowed. Marks 03 0.1 (a) Define the following a)Input Offset Current b) Slew Rate c)Input Bias Current (b) Explain the ideal voltage transfer characteristics of Op-Amp. 04 (c) Draw the block schematic of a typical operational amplifier Op-Amp and 07 briefly explain the function of each block. (a) Explain the procedure of offset voltage compensation in an op amp. 03 0.2 (b) Explain voltage follower with it's application. 04 (c) Draw and explain working of Op-amp base Wien Bridge oscillator with 07 it's advantages and application. OR (c) With neat circuit diagram explain the working of an Integrator with 07 relevant waveforms. 0.3 Implement the following logic function using the 8:1 multiplexer. 03 **(a)** $F(A,B,C) = \Pi M(0,1,3,5,7)$ (b) Minimize the following expression and realize using basic gates. 04 $Y=\Sigma m(0,2,5,6,7,8,10,13,15)$ Simplify the Boolean function $F = \overline{A}\overline{B}\overline{C} + A\overline{B}D + \overline{A}\overline{B}C\overline{D}$ using don't care 07 (c) conditions d= ABC + A $\overline{B}\overline{D}$ in 1) Sum of products (SOP)and 2) Product of sums(POS) by means of K Map and implement it with no more than two NOR gates. Assume that both the normal and complement inputs are available. OR Compare Multiplexer and Demultiplexer. 03 Q.3 (a) (b) Explain how Demultiplexer can be used as a 3:8 Decoder. 04 (c) Derive full subtractor with the help of necessary truth table and K –map. 07 Also express in terms of logic diagram. What are Preset and Clear inputs with flip flop? Why are they provided 03 Q.4 **(a)** with flip flop? (b) Classify the various modes of operation of shift register. 04 (c) Explain the working of Master Slave JK flip flop. 07 OR

Q.4 (a) Differentiate between combinational logic circuit and sequential logic 03 circuit.

(b) (c)	Write a short notes on Parallel in serial out shift register. Explain S R flip flop with it's working operation.	04 07
(a)	Compare various D/A converters.	03
(b)	Define 3- bit parity generator circuit using even parity bit.	04
(c)	Explain R-2R ladder DAC with necessary diagram.	07
	OR	
(a)	Define following specification of ADC	03
	1)Conversion Time	
	2)Resolution	
	3)Quantization	
(b)	State the difference between Asynchronous and Synchronous counters.	04
(c)	Explain working of Successive approximation type ADC	07
	(b) (c) (a) (b) (c) (a) (b) (c)	 (b) Write a short notes on Parallel in serial out shift register. (c) Explain S R flip flop with it's working operation. (a) Compare various D/A converters. (b) Define 3- bit parity generator circuit using even parity bit. (c) Explain R-2R ladder DAC with necessary diagram. OR (a) Define following specification of ADC 1)Conversion Time 2)Resolution 3)Quantization (b) State the difference between Asynchronous and Synchronous counters. (c) Explain working of Successive approximation type ADC