

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE- SEMESTER-III (NEW) EXAMINATION – WINTER 2020****Subject Code:3131102****Date:04/03/2021****Subject Name:Digital System Design****Time:10:30 AM TO 12:30 PM****Total Marks:56****Instructions:**

1. Attempt any FOUR questions out of EIGHT questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.

	<b>MARKS</b>
<b>Q.1</b> (a) State and prove De-Morgan's Theorem.	<b>03</b>
(b) Explain Moore machine.	<b>04</b>
(c) Simplify the following Boolean expression by means of the Tabulation method. $F(A,B,C,D) = \sum m (1,2,3,5,6,7,8,9,12,13,15).$	<b>07</b>
<b>Q.2</b> (a) Give comparison of TTL and CMOS family.	<b>03</b>
(b) Implement the given function using 8 X 1 multiplexer. $F(A,B,C,D) = \sum m (0,1,2,3,5,8,9,11,14).$	<b>04</b>
(c) Design synchronous BCD counter using JK flip flop.	<b>07</b>
<b>Q.3</b> (a) Explain universal gates.	<b>03</b>
(b) Compare ROM, PLA and PAL.	<b>04</b>
(c) Design a counter to generate the repetitive sequence 0,1,2,4,3,6.	<b>07</b>
<b>Q.4</b> (a) Explain half adder circuit.	<b>03</b>
(b) Convert SR Flip Flop to JK Flip Flop.	<b>04</b>
(c) Design a counter to generate the repetitive sequence 0,3,5,7,4.	<b>07</b>
<b>Q.5</b> (a) Define: i) Fan-in ii) Fan-out iii) Propagation delay	<b>03</b>
(b) Construct a Johnson counter with ten timing signals.	<b>04</b>
(c) Design BCD to Excess 3 code converter.	<b>07</b>
<b>Q.6</b> (a) Compare combinational and sequential logic circuits.	<b>03</b>
(b) Explain different modeling styles in Verilog.	<b>04</b>
(c) Explain Dual Slope A/D converter in detail.	<b>07</b>
<b>Q.7</b> (a) Describe magnitude comparator.	<b>03</b>
(b) Express the Boolean function $F=AB+A'C$ in a product of max term.	<b>04</b>
(c) Explain Emitter Coupled Logic (ECL) in detail.	<b>07</b>
<b>Q.8</b> (a) Explain briefly 3 line to 8 line decoder.	<b>03</b>
(b) Explain Mealy machine.	<b>04</b>
(c) Write a short note on 4-bit Universal Shift Register.	<b>07</b>

\*\*\*\*\*