Seat No.:	Enrolment No.

## **GUJARAT TECHNOLOGICAL UNIVERSITY**

**BE- SEMESTER-III (NEW) EXAMINATION – WINTER 2020** 

Subject Code:3131102	Date:04/03/2021
Subject Name:Digital System Design	
Time:10:30 AM TO 12:30 PM	Total Marks:56

**Instructions:** 

- 1. Attempt any FOUR questions out of EIGHT questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.

			MARKS
Q.1	(a) (b) (c)	State and prove De-Morgan's Theorem. Explain Moore machine. Simplify the following Boolean expression by means of the Tabulation method. $F(A,B,C,D) = \sum_{i=0}^{\infty} m_i(1,2,3,5,6,7,8,9,12,13,15).$	03 04 07
Q.2	(a) (b)	Give comparison of TTL and CMOS family. Implement the given function using 8 X 1 multiplexer. $F(A,B,C,D) = \sum m (0,1,2,3,5,8,9,11,14)$ .	03 04
	<b>(c)</b>	Design synchronous BCD counter using JK flip flop.	07
Q.3	(a) (b) (c)	Explain universal gates.  Compare ROM, PLA and PAL.  Design a counter to generate the repetitive sequence 0,1,2,4,3,6.	03 04 07
Q.4	(a) (b) (c)	Explain half adder circuit.  Convert SR Flip Flop to JK Flip Flop.  Design a counter to generate the repetitive sequence 0,3,5,7,4.	03 04 07
Q.5	(a) (b) (c)	Define: i) Fan-in ii) Fan-out iii) Propagation delay Construct a Johnson counter with ten timing signals. Design BCD to Excess 3 code converter.	03 04 07
Q.6	(a) (b) (c)	Compare combinational and sequential logic circuits. Explain different modeling styles in Verilog. Explain Dual Slope A/D converter in detail.	03 04 07
Q.7	(a) (b) (c)	Describe magnitude comparator.  Express the Boolean function F=AB+A'C in a product of max term.  Explain Emitter Coupled Logic (ECL) in detail.	03 04 07
Q.8	(a) (b)	Explain briefly 3 line to 8 line decoder. Explain Mealy machine.	03 04
	(c)	Write a short note on 4-bit Universal Shift Register.	07

\*\*\*\*\*