

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER-III(NEW) EXAMINATION – SUMMER 2023****Subject Code:3131102****Date:28-07-2023****Subject Name:Digital System Design****Time:02:30 PM TO 05:00 PM****Total Marks:70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

	<b>Marks</b>
<b>Q.1 (a)</b> Convert the following numbers form given base to the base indicates.	<b>03</b>
(1) $(AEF2.B6)_{16} = (\text{_____})_2$	
(2) $(674.12)_8 = (\text{_____})_{10}$	
(3) $(110110.1011)_2 = (\text{_____})_{16}$	
<b>(b)</b> State and prove DeMorgan's Theorem.	<b>04</b>
<b>(c)</b> simplify the following Boolean function, $f(w,x,y,z)=\sum m(2,6,8,9,10,11,14,15)$ using Quine-McClukey tabular Method.	<b>07</b>
<b>Q.2 (a)</b> Obtain canonical Sum of Product form of following function: $F=AB+ACD$ .	<b>03</b>
<b>(b)</b> Show that NAND & NOR are universal gates.	<b>04</b>
<b>(c)</b> Implement the following Boolean functions with a multiplexer and Decoder. $F(w, x, y, z) = \Sigma (2, 3, 5, 6, 11, 14, 15)$	<b>07</b>
<b>OR</b>	
<b>(c)</b> Design and implement binary to gray code converter.	<b>07</b>
<b>Q.3 (a)</b> Implement 8x1 MUX using 4x1 MUX.	<b>03</b>
<b>(b)</b> Give the comparison between synchronous and asynchronous counters.	<b>04</b>
<b>(c)</b> Explain JK flip flop with its characteristic table and excitation table.	<b>07</b>
<b>OR</b>	
<b>Q.3 (a)</b> What is race around condition in JK flip flop?	<b>03</b>
<b>(b)</b> Implement 4x16 decoder using two 3x8 decoder.	<b>04</b>
<b>(c)</b> Explain Master Slave JK flip-flop with truth table and circuit diagram	<b>07</b>
<b>Q.4 (a)</b> Define following terms w.r.t Digital Logic Family: 1. Figure of merit 2.Noise Margin 3. Power Dissipation	<b>03</b>
<b>(b)</b> Describe General State Machine Architecture with suitable diagrams.	<b>04</b>
<b>(c)</b> Compare ROM, PLA and PAL.	<b>07</b>
<b>OR</b>	
<b>Q.4 (a)</b> Define following terms w.r.t State Machine 1. State Table 2. State Diagram	<b>03</b>
<b>(b)</b> Give classification of logic families. Also list the characteristics of digital IC.	<b>04</b>
<b>(c)</b> Explain Moore machine.	<b>07</b>
<b>Q.5 (a)</b> List the steps in VLSI Design flow.	<b>03</b>
<b>(b)</b> Design Modulo-8 counter using T flip flop.	<b>04</b>

(c) With neat sketch design 4-bit bidirectional shift register. **07**

**OR**

**Q.5** (a) Explain the problem associate of an asynchronous state machine with the help of one example. **03**

(b) Design 3-bit synchronous up counter using T flip flop. **04**

(c) Design 4-bit ripple counter using negative edge triggered JK flip flop. **07**

\*\*\*\*\*